System Design using Verilog

FPGA Based Design

4.30 (471 reviews)
Udemy
platform
English
language
Engineering
category
System Design using Verilog
3,294
students
30.5 hours
content
Dec 2023
last update
$74.99
regular price

What you will learn

Verilog coding for digital circuits

Description

After completion of this course learners will be able to:

(1) Understand the concepts design metrics which are to be optimized by a design engineer

(2) Understand the concepts of IC design technology

(3) Understand the implementation of logic using Fixed Function IC Technology, Full Custom ASIC Technology, and Semi-Custom ASIC Technology

(4) Understand the advantages and disadvantages of implementation of logic using Fixed Function IC Technology, Full Custom ASIC Technology, and Semi-Custom ASIC Technology

(5) Understand the concept of implementation of logic in PLDs

(6) Understand the concept of implementation of logic in FPGA

(7) Understand the IC design flow

(8) Understand the role of HDL in system design

(9) Understand the concepts of various Verilog language constructs

(10) Understand various operators and their uses in Verilog coding

(11) Understand how to use Xilinx software for writing a Verilog code

(12) Understand how to use Xilinx software for simulating a Verilog code

(13) Understand how to use Xilinx software for implementing a Verilog code

(14) Implement combinational logic by using behavioral modeling style

(15) Implement combinational logic by using dataflow modeling style

(16) Implement combinational logic by using structural modeling style

(17) Implement sequential logic by using behavioral modeling style

(18) Implement sequential logic by using dataflow modeling style

(19) Implement sequential logic by using structural modeling style

(20) Implement logic by using mos transistors

Content

IC Design Technology

Design Metrics
Fixed Function IC Technology
Full Custom ASIC Technology
Semi-Custom ASIC Technology
HDL Role in System Design
PLD Technology (PAL)
PLD Technology (PAL)
FPGA (Architecture)
FPGA (Logic Implementation Examples)

Introduction to Verilog and Xilinx Software

Introduction to Verilog
Level of Abstraction
Introduction to Xilinx Software
Data Types (Net Types)
Data Types (Register Types)
Operator (Bitwise operators)
Operator (Logical & Reduction)
Operator (Arithmetic, Relational & Shift)
Operator (Concatenation, Conditional & Replication)

Introduction to different level of modeling

Introduction to Structure Level Modeling
Introduction to Behavioural Level Modeling
Introduction to Dataflow Level Modeling

Testbench

Test Bench-(Part I)
Test Bench -(Part II)
Test Bench-(Part III)

Structure Modeling

Structure Modeling (2 to 1 Multiplexer)
Structure Modeling (2 to 4 Decoder)
Structure Modeling (3-Bit Adder) Part - I
Structure Modeling (3-Bit Adder) Part - II

Behavioural Modeling

Procedural Statements
Sequential Statements (if-else) Part-I
Sequential Statements (if-else) Part-II
Sequential Statements (if-else) Part-III
2 to 4 Decoder using if-else Statement
Comparator using “if-else” Statement
Software demonstration of Comparator
2 to 1 Multiplexer using “case” Statement
4 to 1 Multiplexer using “case” Statement
2 to 4 Decoder using “case” Statement
1 Bit Comparator using “case” Statement
BCD to 7 Segment Decoder using “case” Statement
Sequential Statements - (loop)

Behaviourl Model - Sequential Circuits

Verilog code of D Flip Flop
Verilog code of JK Flip Flop
Verilog code of T Flip Flop
Verilog code of 3 Bit Counter

Multiple Always Block

Multiple always block - (Example)
Multiple always block – (D Flip Flop)
Multiple always block - (2 to 4 Decoder)

Blocking and Non-blocking Statements

Blocking Statement
Non-Blocking Statement

Few Examples

Verilog Model of Full Subtractor
Binary to Gray Converter

Switch Level Modeling

“cmos” Switch (Part I)

Reviews

Muhammad
August 22, 2023
Very informative; anyone with no knowledge of Verilog can end this course with the ability to write and simulate simple digital logic circuits.
andey
November 22, 2022
Hi sir, There is an error in GREY TO BINARY converter verilog code . The outputs are not accurate.please look into it. Thank you.
Markus
November 10, 2022
As a VHDL designer I am familiar with many aspects of HW design. From that perspective the pace could be a bit quicker. On the other hand I can run at double speed ...
Dhira
June 29, 2022
with this course, i gained a deep understanding and was able to write code by myself by middle of the course.
Anish
June 14, 2022
Thank You sir, I had a great learning with this course. Helped me build by Verilog skills. Would recommend this to all student willing to learn Digital design
Mohit
June 6, 2022
For beginner this series is very good even I had gone various plateform to learn verilog but I didn't get this kind of clarity there, but problem is that only few videos are there about sequential circuit, all topics of sequential are not covered such as Counters, FSM etc which are very important for project. Till combinational circuit it is good. Also in one video Lec- 56 (Gray to Binary Converter) whichever u have shown that is wrong. Initially you had correct diagram in your slide but after that u removed that and made yourself. And in simulation time u checked two input and luckely they were matching with output. If u check other input they r not matching with output. In Lec -57 the verilog code of 1 to 2 DEMUX using "if......else" statement is also wrong. At the last I want to say upload more sequential circuit videos.
Prathamesh
March 13, 2022
Thank you so much sir for this wonderful course!! Your way of explaining is very lucid and to the point, I was easily able to understand all the concepts from scratch. The course is very well Organised!
Kevin
December 29, 2021
Compare to my professor from university, this instructor makes much more sense in the material of Verilog. A lot of the concepts didn’t make sense when I was first learning Verilog due to the professors lack of teaching but I finally get to understand the syntax, do’s and don’t from Verilog. Appreciate the extend of the explanation from the material.
Vasanthi
November 27, 2021
It's a nice course. And it is very usefull for new people who are wanted to learn from basics. Everything was explained clearly by instructor. I gained good Knowledge with this course. Thank you so much for this course Sir.
John-Mark
October 7, 2021
Most of the course was about combinational logic implementations in Verilog. There was very little on implementing sequential logic designs , basically just a few flip-flops.
Rohan
August 8, 2021
Yes it was really a very beneficial and useful course. Sir explained everything in very detail and very well explained. Thank you so much sir.
Sanket
June 12, 2021
Great course for beginner. Unlike many professors, he do not complete in haste and explains each and everylevel properly. Just problem with frequent sound screeching of mic.
Aditya
May 20, 2021
This course is really good for beginners. And I expect an another course from the instructor for advance level.
Dayal
March 20, 2021
THIS COURSE IS WELL DESIGNED AND EXPLAINED IN A PERFECT MANNER...EVEN A BEGINNER CAN BE THE MASTER OF THE SUBJECT AFTER COMPLETING THIS COURSE...Expecting many more courses from The instructor....

Charts

Price

System Design using Verilog - Price chart

Rating

System Design using Verilog - Ratings chart

Enrollment distribution

System Design using Verilog - Distribution chart
3377118
udemy ID
7/29/2020
course created date
4/11/2021
course indexed date
Bot
course submited by